Let AI agents explore SystemVerilog, Verilog and VHDL designs: connectivity, hierarchy, source.
Free
1 MCP server
By keplertech
Scanned where there is a package or repository to read, and every release diffed against the tool surface we already hold.
Let AI agents explore SystemVerilog, Verilog and VHDL designs: connectivity, hierarchy, source.