Analyze and verify Verilog, SystemVerilog, and VHDL projects from AI agents over MCP.
Free
Scanned where there is a package or repository to read, and every release diffed against the tool surface we already hold.
Analyze and verify Verilog, SystemVerilog, and VHDL projects from AI agents over MCP.