AI-agent MCP server for FPGA design: compile, validate & generate Verilog from C⏚ HDL.
Free
Scanned where there is a package or repository to read, and every release diffed against the tool surface we already hold.
AI-agent MCP server for FPGA design: compile, validate & generate Verilog from C⏚ HDL.