Compiler-backed read-only Verilog and SystemVerilog project analysis.
Free
Scanned where there is a package or repository to read, and every release diffed against the tool surface we already hold.
Compiler-backed read-only Verilog and SystemVerilog project analysis.